

Version: 0

Total Pages: 22

Date: 2003/06/18



Note: This Specification is subject to change without notice.



#### I. Contents

- 1.0 Handling Precautions
- 2.0 General Description
  - 2.1 Characteristics
  - 2.2 Functional Block Diagram
- 3.0 Absolute Maximum Ratings
- 4.0 Optical Characteristics
- 5.0 Signal Interface
  - 5.1 Connectors
  - 5.2 Signal Pin
  - 5.3 Signal Description
  - 5.4 Signal Electrical Characteristics
  - 5.5 Signal for Lamp Connector
- 6.0 Pixel Format Image
- ixel Format Imparameter Guide Line
  Interface Timings
  8.1 Timing Characteristics
  8.2 Timing Definition

  ar Consumption

  "OFF Sequence

  "acteristics 7.0 Parameter Guide Line CFL Inverter
- 8.0 Interface Timings
- 9.0 Power Consumption
- 10.0 Power ON/OFF Sequence
- 11.0 Mechanical Characteristics



## **II. Record of Revision**

Version and Date	Page	Old Description	New Description	Remark
0.1 2003/06/18	All	N/A	First draft	





#### 1.0 Handing Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnection from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CCFL Reflector edge. Instead, press at the far ends of the CFL Reflector edge softly. Otherwise the TFT module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the interface Connector of the TFT module.
- 11) After installation of the TFT module into an enclosure, do not twist nor bend the TFT module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT module from outside. Otherwise the TFT module may be damaged.
- 12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow local ordinances or regulations for disposal.
- 13) Small amount of materials having no flammability grade is used in the LCD module should be supplied by power complied with requirements of Limited Power Source, or be applied exemption.
- 14) The LCD module is designed so that the CFL in it is supplied by Limited Current Circuit. Do not connect the CFL in Hazardous Voltage Circuit.



## 2.0 General Description

This specification applies to the 8.4 inch color TFT LCD module B084SN03.

This module is designed for General Display.

The screen format is intended to support the SVGA (800(H) x 600(V)) screen and 262k colors (RGB 6-bits data driver).

All input signals are LVDS interface compatible.

The module does not contain an inverter card for backlight.

#### 2.1 Display Characteristics


The following items are characteristics summary on the table under 25 condition:

Items	Unit	Specifications
Screen Diagonal	[mm]	213.4 ( 8.4")
Active Area	[mm]	170.4(H) x 127.8(V)
Pixel H x V		800(x3) x 600
Pixel Pitch	[mm]	0.213(H) x 0.213(V)
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		Normally White
Typical White Luminance (ICFL=4.6 mA)	[cd/m <sup>2</sup> ]	200 Typ. (center)
Contrast Ratio		350 : 1 Typ.
Optical Rise Time/Fall Time	[msec]	10/25 Typ.
Nominal Input Voltage VDD	[Volt]	<b>+3.3 T</b> γp.
Typical Power Consumption	[Watt]	3.3 Тур
(VDD line + VCFL line)		
Weight	[Grams]	230 ±10
Physical Size	[mm]	203.0(W) x 142.5(H) x 5.7(D)
Electrical Interface		1 channel LVDS
Support Color		Native 262K colors (RGB 6-bit driver)
Temperature Range		
Operating	[ ]	0 to +50
Storage(Shipping)	[ ]	-20 to +60



#### 2.2 Functional Block Diagram

The following diagram shows the functional block of the 8.4 inches Color TFT LCD Module :





# 3.0 Absolute Maximum Ratings

Absolute maximum ratings of the module is as follows:

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	VDD	-0.3	+4.0	[Volt]	
Input Voltage of Signal	Vin	-0.3	VDD+0.3	[Volt]	
CCFL Current	ICFL	3	6	[mA] rms	
CCFL Ignition Voltage	Vs	441	539	Vrms	
Operating Temperature	TOP	0	+50	[ ]	Note1
Operating Humidity	HOP	8	90	[%RH]	Note1
Storage Temperature	TST	-20	+60	[ ]	Note1
Storage Humidity	HST	5	90	[%RH]	Note1
Vibration			1.0, 10-500	[G, Hz]	2hr/axis X,Y,Z
Shock			220, 2	[G, ms]	Half sine wave

Note1: Maximum Wet-Bulb should be 39 and no condensation.



# **4.0 Optical Characteristics**


The optical characteristics are measured under stable conditions as follows under condition:


Item	Unit	Conditions	Min.	Тур.	Max.
Viewing Angle	[degree]	Horizontal (Right)	-	60	-
	[degree]	K = 10 (Left)		60	
K : Contrast ratio	[degree]	Vertical (Upper)	-	60	-
	[degree]	K = 10 (Lower)		40	
White Uniformity		9 Points	-	-	1.6
Contrast ratio		= 0 °	250	350	-
Response Time	[msec]	Rising	-	10	20
(Room Temp)	[msec]	Falling	-	25	30
Color		Red x	0.540	0.570	0.600
Chromaticity		Red y	0.290	0.320	0.350
Coordinates(CIE)		Green x	0.290	0.320	0.350
		Green y	0.530	0.560	0.590
		Blue x	0.120	0.150	0.180
		Blue y	0.090	0.120	0.150
		White x	0.280	0.310	0.340
	_	White y	0.300	0.330	0.360
White Luminance	[cd/m <sup>2</sup> ]	=0 °	180	200	-
(ICFL 4.6 mA)					



#### Note 1: Definition of white uniformity:

White uniformity is calculated with the following formula. Luminance are measured at the following nine points (1~9).







# 5.0 Signal Interface

#### 5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector		
Manufacturer	HIROSE		
Type / Part Number	HRS DF 19K-20P-1H		
Mating Connector / Part Number	HRS DF19G-20S-1C (WIRE TYPE))		
Mating Connector / Part Number	HRS DF19-20S-1F (FPC TYPE)		

Connecto	r Name / Designation	For Lamp Connector			
N	lanufacturer		JST		
Туре	e / Part Number	ВН	SR-02VS-1		
Mating Cor	nnector / Part Number	SM02	B-BHSS-1-TB		
5.2 Signal Pin					
Pin No.	Signal Name	Pin No.	Signal Name		

## 5.2 Signal Pin

Pin No.	Signal Name	Pin No.	Signal Name
1	VDD	2	VDD
3	GND	4	GND
5	RxIN0-	6	RxIN0+
7	GND	8	RXIN1-
9	RxIN1+	10	GND
11	RxIN2-	12	RxIN2+
13	GND	14	CKIN-
15	CKIN+	16	GND
17	NC	18	NC
19	GND	20	GND



The module using a LVDS receiver. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS84 (negative edge sampling) or compatible.

Note: Input signals shall be low or Hi-Z state when VDD is off.

Signal Name	Description
RxIN0-, RxIN0+	LVDS differential data input (Red0-Red5, Green0)
RxIN1-, RxIN1+	LVDS differential data input (Green1-Green5, Blue0-Blue1)
RxIN2-, RxIN2+	LVDS differential data input (Blue2-Blue5, Hsync, Vsync, DE)
CKIN-, CKIN+	LVDS differential clock input
VDD	+3.3V Power Supply
GND	Ground
NC	No Connection



Signal Name	Description	
+RED5	Red Data 5 (MSB)	Red-pixel Data
+RED4	Red Data 4	Each red pixel's brightness data consists of these
+RED3	Red Data 3	6 bits pixel data.
+RED2	Red Data 2	
+RED1	Red Data 1	
+RED0	Red Data 0 (LSB)	
	Red-pixel Data	
+GREEN5	Green Data 5 (MSB)	Green-pixel Data
+GREEN4	Green Data 4	Each green pixel's brightness data consists of these
+GREEN3	Green Data 3	6 bits pixel data.
+GREEN2	Green Data 2	
+GREEN1	Green Data 1	
+GREEN0	Green Data 0 (LSB)	
	Green-pixel Data	
+BLUE5	Blue Data 5 (MSB)	Blue-pixel Data
+BLUE4	Blue Data 4	Each blue pixel's brightness data consists of these
+BLUE3	Blue Data 3	6 bits pixel data.
+BLUE2	Blue Data 2	
+BLUE1	Blue Data 1	
+BLUE0	Blue Data 0 (LSB)	
	Blue-pixel Data	
CLK	Data Clock	The typical frequency is 40MHz. The signal is
		used to strobe the pixel data and DE signals.
		All pixel data shall be valid at the falling edge when
		the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of CLK.
		When the signal is high, the pixel data shall be valid
		to be displayed.
VSYNC	Vertical Sync	The signal is synchronized to CLK.
HSYNC	Horizontal Sync	The signal is synchronized to CLK.

Note: Output signals from any system shall be low or Hi-Z state when VDD is off.




## 5.4 Signal Electrical Characteristics

Input signals shall be low or Hi-Z state when VDD is off.

It is recommended to refer the specifications of SN75LVDS86(Texas Instruments) in detail.

#### Signal electrical characteristics are as follows:

Item	Symbol	Min.	Тур.	Max.	Unit
The differential level	VID	0.1	-	0.6	V
The common mode input voltage	VIC	VID   2	1	2.4 -   VID   2	V
The input setup time	tsu	0.5	-	-	ns
The input hold time	thd	0.5	-	-	ns
High-level input voltage	VIAP	2.0			V
Low-level input voltage	VIAM			0.8	V
Clock frequency	CLK	31		68	MHz






#### 5.5 Signal for Lamp connector

Pin no.	Symbol	Function	Remark
1	Н	CCFL power supply(H.V.)	Cable color: Pink
2	L	CCFL power supply(GND)	Cable color: White

# 6.0 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format:





## 7.0 Parameter guide line for CFL inverter

Parameter	Min	Тур	Max	Units	Condition
White Luminance	180	200	-	Cd/m²	
CCFL current (ICFL)	3.0	4.6	-	mArms	Note1
CCFL Frequency (FCFL)	50	60	80	KHz	Note4
CCFL Ignition Voltage (Vs)	-	-	1070(T=0 )	Vrms	Note3
			820(T=25 )		
CCFL Voltage (Reference)	441	490	539	Vrms	Note1
(VCFL)					
CCFL Power consumption	-	2.3	-	W	Note2
(PCFL)					
Lamp Life Time	-	10,000	-	Hr	Note1, 5

**Note1**: T=25

**Note2**: Inverter should be designed with the characteristic of lamp. When you are designing the inverter, the output voltage of the inverter should comply with the following conditions.

- (1). The area under the positive and negative cycles of the waveform of the lamp current and lamp voltage should be area symmetric (the symmetric ratio should be larger than 90%).
- (2). There should not be any spikes in the waveform.
- (3). The waveform should be sine wave as possible.
- (4). Lamp current should not exceed the maximum value within the operating temperature (It is prohibited to over the maximum lamp current even if operated in the non-guaranteed temperature). When lamp current is over the maximum value for a long time, it may cause fire. Therefore, it is recommend that the inverter should have the current limit circuit.

**Note3**: The inverter open voltage should be designed larger than the lamp starting voltage at T=0°C, otherwise backlight may be blinking for a moment after turning on or not be able to turn on. The open voltage should be measured after ballast capacitor. If an inverter has shutdown function it should keep its open voltage for longer than 1 second even if lamp connector is open.

**Note4**: Lamp frequency may produce interference with horizontal synchronous frequency and this may cause line flow on the display. Therefore lamp frequency shall be detached from the horizontal synchronous frequency and its harmonics as far as possible in order to avoid interference.

**Note5**: Brightness (ICFL=4.6mA) to be decreased to the 50% of the initial value.



# 8.0 Interface Timings

Basically, interface timing should match the VESA 800x600 /60Hz(VG901101) manufacturing guide line timing.

#### 8.1 Timing Characteristics

#### (a) DE mode

ltem	Symbol	Min.	Tvp.	Max.	Unit	Remark
Clock frequency	Fck	38	40	48	MHz	
Horizontal blanking	Thb1	50	256	500	Clk	
Vertical blanking	Tvb1	10	28	150	Th	


#### (b) HV mode

Item	Symbol	Min.	Тур.	Max.	Unit	Remark
Clock frequency	Fck	38	40	48	MHz	
Hsync period	Th	850	1056	1300	Clk	
Hsync pulse width	Thw	10	128	ı	Clk	
Hsync front porch	Thf	15	40	1	Clk	
Hsync back porch	Thb	10	88	-	Clk	
Hsync blanking	Thb1	50	256	500	Clk	
Vsync period	Tv	610	628	750	Th	
Vsync pulse width	Tvw	1	4	-	Th	
Vsync front porch	T√f	0	1	•	Th	
Vsync blanking	Tvb1	10	28	150	Th	
Hsync/Vsync phase shift	Tvpd	2	320	-	Clk	


Item	Symbol	Value	Unit	Description
Horizontal display start	The	218	Clk	After falling edge of Hsync, counting 218clk, then getting valid data from 219th clk's data.
Vertical display start	Tve	25	Th	After falling edge of Vsync, counting 25th, then getting 26th Th's data.



## 8.2 Timing Definition










## 9.0 Power Consumption


Input power specifications are as follows:

Symbol	Parameter	Min	Тур	Max	Units	Condition
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	V	
PDD	VDD Power	-	0.76	-	W	
PDD Max	VDD Power max	-	0.86	-	W	
IDD	IDD Current	-	230	-	mArms	Note 1
IDD Max	IDD Current max	-	260	310	mArms	Note 2
$V_{RP}$	Power Ripple Voltage	-	100	-	mVp-p	
I <sub>RUSH</sub>	Inrush Current	<b>(3)</b>	1500	-	mApeak	

**Note 1:** Effective value (mArms) at  $V_{cc} = 3.3 \text{ W}25$ **√2**t




#### Note 2:





# 10.0 Power ON/OFF Sequence



VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



# 11.0 Mechanical Characteristics

